ASIC Verification Engineer

Take on the role of ASIC Verification Engineer, focusing on developing and maintaining ASIC verification environments using SystemVerilog and UVM methodologies. You will architect and implement verification processes, create and deliver test suites, and collaborate with cross-functional teams. Ideal for candidates with strong ASIC verification experience and expertise in SystemVerilog-based ASIC verification.