ASIC Verification Engineer

Join our team as a ASIC Verification Engineer, where you will lead block-level or subsystem verification efforts and develop advanced UVM environments. You will ensure comprehensive coverage closure and collaborate with cross-functional teams. Ideal candidates have significant ASIC/SoC verification experience and expertise in SystemVerilog and UVM methodology.