ASIC Verification Engineer

Exciting opportunity for an ASIC Verification Engineer to architect and develop block-level verification environments for sub-systems and full-chips using SystemVerilog and UVM methodology. Key responsibilities include defining and delivering ASIC verification suites and collaborating with logic designers and software developers. Ideal for candidates with ASIC verification experience and strong problem-solving skills.