Sr Staff R&D Engineer

Job Description and Requirements We AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years turning ASIC designs into working FPGA prototypes, and you know the difference between RTL that compiles and RTL that actually runs reliably across multiple FPGAs at speed. The challenge excites you: partitioning a design that was never meant to be split, closing timing on a path that crosses three SLRs, or debugging a reset issue that only shows up in hardware after two hours of runtime.You are equally comfortable writing SystemVerilog that synthesizes cleanly and Python scripts that automate the tedious parts of your workflow. When a bring-up fails, you reach for the logic analyzer, the scope, and the source code in that order, and you do not stop until you understand why. You have learned that production-quality tools matter as much as production-quality RTL, and you build both.Multi-FPGA systems do not intimidate you. Clock domain crossings, inter-FPGA communication, resource utilization analysis, these are problems you have solved before, and you know how to solve them again under new constraints. You work well with hardware teams, software teams, and manufacturing teams because you understand that your prototype is only useful if it helps someone else move forward.At Synopsys, you will work on HAPS prototyping platforms that enable real customer designs to run before silicon exists. The problems are hard, the systems are real, and what you build will directly affect how quickly our customers can validate their next chip.What You'll Be DoingDevelop FPGA-optimized implementations for HAPS platforms, addressing capacity limits, timing constraints, and multi-FPGA partitioning challengesOwn the full FPGA development cycle from RTL modification through Vivado synthesis, place-and-route, timing closure, and hardware validation on AMD/Xilinx devicesDrive board and system bring-up for HAPS prototyping hardware, including functional validation, performance characterization, signal integrity testing, and root-cause debug of complex hardware and RTL issuesDevelop production-ready test frameworks and automation tools using Python and C/C++ to validate high-speed interfaces, run PRBS testing, analyze eye diagrams, and measure jitter and link marginsBuild and maintain multi-FPGA solutions including partitioning strategies, inter-FPGA communication protocols, clock distribution networks, and reset architectures that work reliably across device boundariesDebug RTL, timing, clocking, and integration issues across simulation, emulation, and physical hardware using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and spectrum analyzersCollaborate with architecture, hardware, software, manufacturing, and verification teams to deliver prototyping solutions from concept through production deploymentThe Impact You Will HaveEnable customer ASIC designs to run on HAPS platforms months before silicon is available, directly accelerating their validation schedules and reducing riskDeliver FPGA implementations that close timing, meet performance targets, and run reliably in production test environments, reducing debug cycles and improving product qualityBuild automation tools and workflows that make FPGA bring-up faster and more repeatable for the entire HAPS Production Test TeamSolve complex multi-FPGA partitioning and communication challenges that unlock prototyping for designs that would otherwise be too large or too fast for a single deviceIdentify and resolve signal integrity, timing, and hardware issues that would otherwise delay product releases or cause field failuresCreate test frameworks and validation infrastructure that catch issues early and give manufacturing teams confidence in what they are shippingContribute technical expertise and design documentation that raises the bar for how the team approaches FPGA development, bring-up, and production testWhat You'll NeedBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field10+ years of hands-on FPGA and RTL design experienceExpert-level proficiency in SystemVerilog and Verilog for RTL design, with deep understanding of digital design fundamentals, clocking architectures, reset strategies, clock domain crossing, and timing analysisExtensive experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure using Vivado, including optimization for resource utilization, SLR crossings, and routing congestionStrong programming skills in C/C++ and Python with a proven track record of developing production-quality software, automation frameworks, debug utilities, and engineering toolsProficiency using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and multimeters to debug and validate hardware systemsExperience with signal integrity characterization, PRBS testing, eye diagram analysis, jitter measurement, and link margining is a strong plusWho You AreWhen a prototype fails bring-up, you methodically work through the possibilities, RTL bug, clock issue, FPGA tool problem, hardware fault, and you do not assume it is someone else's domain until you have ruled out your ownYou write Python scripts and C/C++ tools that other engineers actually use because you care about usability, error handling, and documentation, not just getting something to run once on your machineYou can explain a complex multi-FPGA partitioning tradeoff to a hardware engineer or a software validation lead in terms they understand, without losing the technical nuance that mattersYou stay current with FPGA technology, Vivado features, and AMD/Xilinx architecture updates because you know that a new tool capability or device feature can sometimes unlock a solution that was not possible six months agoYou are comfortable working across teams, whether that means reviewing schematics with hardware engineers, debugging test failures with manufacturing, or aligning on requirements with architecture and verification teamsThe Team You'll Be Part OfYou will join the HAPS Production Test Team, a group responsible for enabling customer ASIC designs on Synopsys HAPS prototyping platforms and ensuring those systems are validated, tested, and ready for production deployment. Your recruiter will share more about the team structure and mission during the interview process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.Job Description and Requirements We AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years turning ASIC designs into working FPGA prototypes, and you know the difference between RTL that compiles and RTL that actually runs reliably across multiple FPGAs at speed. The challenge excites you: partitioning a design that was never meant to be split, closing timing on a path that crosses three SLRs, or debugging a reset issue that only shows up in hardware after two hours of runtime.You are equally comfortable writing SystemVerilog that synthesizes cleanly and Python scripts that automate the tedious parts of your workflow. When a bring-up fails, you reach for the logic analyzer, the scope, and the source code in that order, and you do not stop until you understand why. You have learned that production-quality tools matter as much as production-quality RTL, and you build both.Multi-FPGA systems do not intimidate you. Clock domain crossings, inter-FPGA communication, resource utilization analysis, these are problems you have solved before, and you know how to solve them again under new constraints. You work well with hardware teams, software teams, and manufacturing teams because you understand that your prototype is only useful if it helps someone else move forward.At Synopsys, you will work on HAPS prototyping platforms that enable real customer designs to run before silicon exists. The problems are hard, the systems are real, and what you build will directly affect how quickly our customers can validate their next chip.What You'll Be DoingDevelop FPGA-optimized implementations for HAPS platforms, addressing capacity limits, timing constraints, and multi-FPGA partitioning challengesOwn the full FPGA development cycle from RTL modification through Vivado synthesis, place-and-route, timing closure, and hardware validation on AMD/Xilinx devicesDrive board and system bring-up for HAPS prototyping hardware, including functional validation, performance characterization, signal integrity testing, and root-cause debug of complex hardware and RTL issuesDevelop production-ready test frameworks and automation tools using Python and C/C++ to validate high-speed interfaces, run PRBS testing, analyze eye diagrams, and measure jitter and link marginsBuild and maintain multi-FPGA solutions including partitioning strategies, inter-FPGA communication protocols, clock distribution networks, and reset architectures that work reliably across device boundariesDebug RTL, timing, clocking, and integration issues across simulation, emulation, and physical hardware using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and spectrum analyzersCollaborate with architecture, hardware, software, manufacturing, and verification teams to deliver prototyping solutions from concept through production deploymentThe Impact You Will HaveEnable customer ASIC designs to run on HAPS platforms months before silicon is available, directly accelerating their validation schedules and reducing riskDeliver FPGA implementations that close timing, meet performance targets, and run reliably in production test environments, reducing debug cycles and improving product qualityBuild automation tools and workflows that make FPGA bring-up faster and more repeatable for the entire HAPS Production Test TeamSolve complex multi-FPGA partitioning and communication challenges that unlock prototyping for designs that would otherwise be too large or too fast for a single deviceIdentify and resolve signal integrity, timing, and hardware issues that would otherwise delay product releases or cause field failuresCreate test frameworks and validation infrastructure that catch issues early and give manufacturing teams confidence in what they are shippingContribute technical expertise and design documentation that raises the bar for how the team approaches FPGA development, bring-up, and production testWhat You'll NeedBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field10+ years of hands-on FPGA and RTL design experienceExpert-level proficiency in SystemVerilog and Verilog for RTL design, with deep understanding of digital design fundamentals, clocking architectures, reset strategies, clock domain crossing, and timing analysisExtensive experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure using Vivado, including optimization for resource utilization, SLR crossings, and routing congestionStrong programming skills in C/C++ and Python with a proven track record of developing production-quality software, automation frameworks, debug utilities, and engineering toolsProficiency using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and multimeters to debug and validate hardware systemsExperience with signal integrity characterization, PRBS testing, eye diagram analysis, jitter measurement, and link margining is a strong plusWho You AreWhen a prototype fails bring-up, you methodically work through the possibilities, RTL bug, clock issue, FPGA tool problem, hardware fault, and you do not assume it is someone else's domain until you have ruled out your ownYou write Python scripts and C/C++ tools that other engineers actually use because you care about usability, error handling, and documentation, not just getting something to run once on your machineYou can explain a complex multi-FPGA partitioning tradeoff to a hardware engineer or a software validation lead in terms they understand, without losing the technical nuance that mattersYou stay current with FPGA technology, Vivado features, and AMD/Xilinx architecture updates because you know that a new tool capability or device feature can sometimes unlock a solution that was not possible six months agoYou are comfortable working across teams, whether that means reviewing schematics with hardware engineers, debugging test failures with manufacturing, or aligning on requirements with architecture and verification teamsThe Team You'll Be Part OfYou will join the HAPS Production Test Team, a group responsible for enabling customer ASIC designs on Synopsys HAPS prototyping platforms and ensuring those systems are validated, tested, and ready for production deployment. Your recruiter will share more about the team structure and mission during the interview process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.Job Description and Requirements We AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years turning ASIC designs into working FPGA prototypes, and you know the difference between RTL that compiles and RTL that actually runs reliably across multiple FPGAs at speed. The challenge excites you: partitioning a design that was never meant to be split, closing timing on a path that crosses three SLRs, or debugging a reset issue that only shows up in hardware after two hours of runtime.You are equally comfortable writing SystemVerilog that synthesizes cleanly and Python scripts that automate the tedious parts of your workflow. When a bring-up fails, you reach for the logic analyzer, the scope, and the source code in that order, and you do not stop until you understand why. You have learned that production-quality tools matter as much as production-quality RTL, and you build both.Multi-FPGA systems do not intimidate you. Clock domain crossings, inter-FPGA communication, resource utilization analysis, these are problems you have solved before, and you know how to solve them again under new constraints. You work well with hardware teams, software teams, and manufacturing teams because you understand that your prototype is only useful if it helps someone else move forward.At Synopsys, you will work on HAPS prototyping platforms that enable real customer designs to run before silicon exists. The problems are hard, the systems are real, and what you build will directly affect how quickly our customers can validate their next chip.What You'll Be DoingDevelop FPGA-optimized implementations for HAPS platforms, addressing capacity limits, timing constraints, and multi-FPGA partitioning challengesOwn the full FPGA development cycle from RTL modification through Vivado synthesis, place-and-route, timing closure, and hardware validation on AMD/Xilinx devicesDrive board and system bring-up for HAPS prototyping hardware, including functional validation, performance characterization, signal integrity testing, and root-cause debug of complex hardware and RTL issuesDevelop production-ready test frameworks and automation tools using Python and C/C++ to validate high-speed interfaces, run PRBS testing, analyze eye diagrams, and measure jitter and link marginsBuild and maintain multi-FPGA solutions including partitioning strategies, inter-FPGA communication protocols, clock distribution networks, and reset architectures that work reliably across device boundariesDebug RTL, timing, clocking, and integration issues across simulation, emulation, and physical hardware using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and spectrum analyzersCollaborate with architecture, hardware, software, manufacturing, and verification teams to deliver prototyping solutions from concept through production deploymentThe Impact You Will HaveEnable customer ASIC designs to run on HAPS platforms months before silicon is available, directly accelerating their validation schedules and reducing riskDeliver FPGA implementations that close timing, meet performance targets, and run reliably in production test environments, reducing debug cycles and improving product qualityBuild automation tools and workflows that make FPGA bring-up faster and more repeatable for the entire HAPS Production Test TeamSolve complex multi-FPGA partitioning and communication challenges that unlock prototyping for designs that would otherwise be too large or too fast for a single deviceIdentify and resolve signal integrity, timing, and hardware issues that would otherwise delay product releases or cause field failuresCreate test frameworks and validation infrastructure that catch issues early and give manufacturing teams confidence in what they are shippingContribute technical expertise and design documentation that raises the bar for how the team approaches FPGA development, bring-up, and production testWhat You'll NeedBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field10+ years of hands-on FPGA and RTL design experienceExpert-level proficiency in SystemVerilog and Verilog for RTL design, with deep understanding of digital design fundamentals, clocking architectures, reset strategies, clock domain crossing, and timing analysisExtensive experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure using Vivado, including optimization for resource utilization, SLR crossings, and routing congestionStrong programming skills in C/C++ and Python with a proven track record of developing production-quality software, automation frameworks, debug utilities, and engineering toolsProficiency using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and multimeters to debug and validate hardware systemsExperience with signal integrity characterization, PRBS testing, eye diagram analysis, jitter measurement, and link margining is a strong plusWho You AreWhen a prototype fails bring-up, you methodically work through the possibilities, RTL bug, clock issue, FPGA tool problem, hardware fault, and you do not assume it is someone else's domain until you have ruled out your ownYou write Python scripts and C/C++ tools that other engineers actually use because you care about usability, error handling, and documentation, not just getting something to run once on your machineYou can explain a complex multi-FPGA partitioning tradeoff to a hardware engineer or a software validation lead in terms they understand, without losing the technical nuance that mattersYou stay current with FPGA technology, Vivado features, and AMD/Xilinx architecture updates because you know that a new tool capability or device feature can sometimes unlock a solution that was not possible six months agoYou are comfortable working across teams, whether that means reviewing schematics with hardware engineers, debugging test failures with manufacturing, or aligning on requirements with architecture and verification teamsThe Team You'll Be Part OfYou will join the HAPS Production Test Team, a group responsible for enabling customer ASIC designs on Synopsys HAPS prototyping platforms and ensuring those systems are validated, tested, and ready for production deployment. Your recruiter will share more about the team structure and mission during the interview process.Job Description and RequirementsWe AreSynopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.You AreYou have spent years turning ASIC designs into working FPGA prototypes, and you know the difference between RTL that compiles and RTL that actually runs reliably across multiple FPGAs at speed. The challenge excites you: partitioning a design that was never meant to be split, closing timing on a path that crosses three SLRs, or debugging a reset issue that only shows up in hardware after two hours of runtime.You are equally comfortable writing SystemVerilog that synthesizes cleanly and Python scripts that automate the tedious parts of your workflow. When a bring-up fails, you reach for the logic analyzer, the scope, and the source code in that order, and you do not stop until you understand why. You have learned that production-quality tools matter as much as production-quality RTL, and you build both.Multi-FPGA systems do not intimidate you. Clock domain crossings, inter-FPGA communication, resource utilization analysis, these are problems you have solved before, and you know how to solve them again under new constraints. You work well with hardware teams, software teams, and manufacturing teams because you understand that your prototype is only useful if it helps someone else move forward.At Synopsys, you will work on HAPS prototyping platforms that enable real customer designs to run before silicon exists. The problems are hard, the systems are real, and what you build will directly affect how quickly our customers can validate their next chip.What You'll Be DoingDevelop FPGA-optimized implementations for HAPS platforms, addressing capacity limits, timing constraints, and multi-FPGA partitioning challengesOwn the full FPGA development cycle from RTL modification through Vivado synthesis, place-and-route, timing closure, and hardware validation on AMD/Xilinx devicesDrive board and system bring-up for HAPS prototyping hardware, including functional validation, performance characterization, signal integrity testing, and root-cause debug of complex hardware and RTL issuesDevelop production-ready test frameworks and automation tools using Python and C/C++ to validate high-speed interfaces, run PRBS testing, analyze eye diagrams, and measure jitter and link marginsBuild and maintain multi-FPGA solutions including partitioning strategies, inter-FPGA communication protocols, clock distribution networks, and reset architectures that work reliably across device boundariesDebug RTL, timing, clocking, and integration issues across simulation, emulation, and physical hardware using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and spectrum analyzersCollaborate with architecture, hardware, software, manufacturing, and verification teams to deliver prototyping solutions from concept through production deploymentThe Impact You Will HaveEnable customer ASIC designs to run on HAPS platforms months before silicon is available, directly accelerating their validation schedules and reducing riskDeliver FPGA implementations that close timing, meet performance targets, and run reliably in production test environments, reducing debug cycles and improving product qualityBuild automation tools and workflows that make FPGA bring-up faster and more repeatable for the entire HAPS Production Test TeamSolve complex multi-FPGA partitioning and communication challenges that unlock prototyping for designs that would otherwise be too large or too fast for a single deviceIdentify and resolve signal integrity, timing, and hardware issues that would otherwise delay product releases or cause field failuresCreate test frameworks and validation infrastructure that catch issues early and give manufacturing teams confidence in what they are shippingContribute technical expertise and design documentation that raises the bar for how the team approaches FPGA development, bring-up, and production testWhat You'll NeedBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field10+ years of hands-on FPGA and RTL design experienceExpert-level proficiency in SystemVerilog and Verilog for RTL design, with deep understanding of digital design fundamentals, clocking architectures, reset strategies, clock domain crossing, and timing analysisExtensive experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure using Vivado, including optimization for resource utilization, SLR crossings, and routing congestionStrong programming skills in C/C++ and Python with a proven track record of developing production-quality software, automation frameworks, debug utilities, and engineering toolsProficiency using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and multimeters to debug and validate hardware systemsExperience with signal integrity characterization, PRBS testing, eye diagram analysis, jitter measurement, and link margining is a strong plusWho You AreWhen a prototype fails bring-up, you methodically work through the possibilities, RTL bug, clock issue, FPGA tool problem, hardware fault, and you do not assume it is someone else's domain until you have ruled out your ownYou write Python scripts and C/C++ tools that other engineers actually use because you care about usability, error handling, and documentation, not just getting something to run once on your machineYou can explain a complex multi-FPGA partitioning tradeoff to a hardware engineer or a software validation lead in terms they understand, without losing the technical nuance that mattersYou stay current with FPGA technology, Vivado features, and AMD/Xilinx architecture updates because you know that a new tool capability or device feature can sometimes unlock a solution that was not possible six months agoYou are comfortable working across teams, whether that means reviewing schematics with hardware engineers, debugging test failures with manufacturing, or aligning on requirements with architecture and verification teamsThe Team You'll Be Part OfYou will join the HAPS Production Test Team, a group responsible for enabling customer ASIC designs on Synopsys HAPS prototyping platforms and ensuring those systems are validated, tested, and ready for production deployment. Your recruiter will share more about the team structure and mission during the interview process.

We Are

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You Are

You have spent years turning ASIC designs into working FPGA prototypes, and you know the difference between RTL that compiles and RTL that actually runs reliably across multiple FPGAs at speed. The challenge excites you: partitioning a design that was never meant to be split, closing timing on a path that crosses three SLRs, or debugging a reset issue that only shows up in hardware after two hours of runtime.

You are equally comfortable writing SystemVerilog that synthesizes cleanly and Python scripts that automate the tedious parts of your workflow. When a bring-up fails, you reach for the logic analyzer, the scope, and the source code in that order, and you do not stop until you understand why. You have learned that production-quality tools matter as much as production-quality RTL, and you build both.

Multi-FPGA systems do not intimidate you. Clock domain crossings, inter-FPGA communication, resource utilization analysis, these are problems you have solved before, and you know how to solve them again under new constraints. You work well with hardware teams, software teams, and manufacturing teams because you understand that your prototype is only useful if it helps someone else move forward.

At Synopsys, you will work on HAPS prototyping platforms that enable real customer designs to run before silicon exists. The problems are hard, the systems are real, and what you build will directly affect how quickly our customers can validate their next chip.

What You'll Be Doing

What You'll Be Doing

• Develop FPGA-optimized implementations for HAPS platforms, addressing capacity limits, timing constraints, and multi-FPGA partitioning challenges

-optimized implementations for HAPS platforms, addressing capacity limits, timing constraints, and multi-FPGA partitioning challenges

• Own the full FPGA development cycle from RTL modification through Vivado synthesis, place-and-route, timing closure, and hardware validation on AMD/Xilinx devices

Own the full FPGA development cycle from RTL modification through Vivado synthesis, place-and-route, timing closure, and hardware validation on AMD/Xilinx devices

• Drive board and system bring-up for HAPS prototyping hardware, including functional validation, performance characterization, signal integrity testing, and root-cause debug of complex hardware and RTL issues

Drive board and system bring-up for HAPS prototyping hardware, including functional validation, performance characterization, signal integrity testing, and root-cause debug of complex hardware and RTL issues

• Develop production-ready test frameworks and automation tools using Python and C/C++ to validate high-speed interfaces, run PRBS testing, analyze eye diagrams, and measure jitter and link margins

Develop production-ready test frameworks and automation tools using Python and C/C++ to validate high-speed interfaces, run PRBS testing, analyze eye diagrams, and measure jitter and link margins

• Build and maintain multi-FPGA solutions including partitioning strategies, inter-FPGA communication protocols, clock distribution networks, and reset architectures that work reliably across device boundaries

Build and maintain multi-FPGA solutions including partitioning strategies, inter-FPGA communication protocols, clock distribution networks, and reset architectures that work reliably across device boundaries

• Debug RTL, timing, clocking, and integration issues across simulation, emulation, and physical hardware using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and spectrum analyzers

Debug RTL, timing, clocking, and integration issues across simulation, emulation, and physical hardware using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and spectrum analyzers

• Collaborate with architecture, hardware, software, manufacturing, and verification teams to deliver prototyping solutions from concept through production deployment

Collaborate with architecture, hardware, software, manufacturing, and verification teams to deliver prototyping solutions from concept through production deployment

The Impact You Will Have

The Impact You Will Have

• Enable customer ASIC designs to run on HAPS platforms months before silicon is available, directly accelerating their validation schedules and reducing risk

Enable customer ASIC designs to run on HAPS platforms months before silicon is available, directly accelerating their validation schedules and reducing risk

• Deliver FPGA implementations that close timing, meet performance targets, and run reliably in production test environments, reducing debug cycles and improving product quality

Deliver FPGA implementations that close timing, meet performance targets, and run reliably in production test environments, reducing debug cycles and improving product quality

• Build automation tools and workflows that make FPGA bring-up faster and more repeatable for the entire HAPS Production Test Team

Build automation tools and workflows that make FPGA bring-up faster and more repeatable for the entire HAPS Production Test Team

• Solve complex multi-FPGA partitioning and communication challenges that unlock prototyping for designs that would otherwise be too large or too fast for a single device

Solve complex multi-FPGA partitioning and communication challenges that unlock prototyping for designs that would otherwise be too large or too fast for a single device

• Identify and resolve signal integrity, timing, and hardware issues that would otherwise delay product releases or cause field failures

Identify and resolve signal integrity, timing, and hardware issues that would otherwise delay product releases or cause field failures

• Create test frameworks and validation infrastructure that catch issues early and give manufacturing teams confidence in what they are shipping

Create test frameworks and validation infrastructure that catch issues early and give manufacturing teams confidence in what they are shipping

• Contribute technical expertise and design documentation that raises the bar for how the team approaches FPGA development, bring-up, and production test

Contribute technical expertise and design documentation that raises the bar for how the team approaches FPGA development, bring-up, and production test

What You'll Need

What You'll Need

• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field

• 10+ years of hands-on FPGA and RTL design experience

10+ years of hands-on FPGA and RTL design experience

• Expert-level proficiency in SystemVerilog and Verilog for RTL design, with deep understanding of digital design fundamentals, clocking architectures, reset strategies, clock domain crossing, and timing analysis

Expert-level proficiency in SystemVerilog and Verilog for RTL design, with deep understanding of digital design fundamentals, clocking architectures, reset strategies, clock domain crossing, and timing analysis

• Extensive experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure using Vivado, including optimization for resource utilization, SLR crossings, and routing congestion

Extensive experience with AMD/Xilinx FPGA synthesis, place-and-route, and timing closure using Vivado, including optimization for resource utilization, SLR crossings, and routing congestion

• Strong programming skills in C/C++ and Python with a proven track record of developing production-quality software, automation frameworks, debug utilities, and engineering tools

Strong programming skills in C/C++ and Python with a proven track record of developing production-quality software, automation frameworks, debug utilities, and engineering tools

• Proficiency using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and multimeters to debug and validate hardware systems

Proficiency using lab equipment including oscilloscopes, logic analyzers, protocol analyzers, and multimeters to debug and validate hardware systems

• Experience with signal integrity characterization, PRBS testing, eye diagram analysis, jitter measurement, and link margining is a strong plus

Experience with signal integrity characterization, PRBS testing, eye diagram analysis, jitter measurement, and link margining is a strong plus

Who You Are

Who You Are

• When a prototype fails bring-up, you methodically work through the possibilities, RTL bug, clock issue, FPGA tool problem, hardware fault, and you do not assume it is someone else's domain until you have ruled out your own

When a prototype fails bring-up, you methodically work through the possibilities, RTL bug, clock issue, FPGA tool problem, hardware fault, and you do not assume it is someone else's domain until you have ruled out your own

• You write Python scripts and C/C++ tools that other engineers actually use because you care about usability, error handling, and documentation, not just getting something to run once on your machine

You write Python scripts and C/C++ tools that other engineers actually use because you care about usability, error handling, and documentation, not just getting something to run once on your machine

• You can explain a complex multi-FPGA partitioning tradeoff to a hardware engineer or a software validation lead in terms they understand, without losing the technical nuance that matters

You can explain a complex multi-FPGA partitioning tradeoff to a hardware engineer or a software validation lead in terms they understand, without losing the technical nuance that matters

• You stay current with FPGA technology, Vivado features, and AMD/Xilinx architecture updates because you know that a new tool capability or device feature can sometimes unlock a solution that was not possible six months ago

You stay current with FPGA technology, Vivado features, and AMD/Xilinx architecture updates because you know that a new tool capability or device feature can sometimes unlock a solution that was not possible six months ago

• You are comfortable working across teams, whether that means reviewing schematics with hardware engineers, debugging test failures with manufacturing, or aligning on requirements with architecture and verification teams

You are comfortable working across teams, whether that means reviewing schematics with hardware engineers, debugging test failures with manufacturing, or aligning on requirements with architecture and verification teams

The Team You'll Be Part Of

The Team You'll Be Part Of

You will join the HAPS Production Test Team, a group responsible for enabling customer ASIC designs on Synopsys HAPS prototyping platforms and ensuring those systems are validated, tested, and ready for production deployment. Your recruiter will share more about the team structure and mission during the interview process.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

In addition to the base salary, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request. The base salary range for this role is across the U.S.

• Back to job list

Back to job listApply