Senior Design Verification Engineer

Seeking a Senior Design Verification Engineer to develop and execute verification strategies for complex digital designs, focusing on emulation-based platforms. Key responsibilities include building robust testbench environments and collaborating with design teams. Ideal candidates have significant experience in design verification and expertise in SystemVerilog and UVM methodologies.