o Working experience in SOC or Subsystems designs for multiple projects o Strong understanding of DFT methodologies and experience in standard DFT tools.• Familiarity with SoC style DFT architectures including multi-clock domain and low powerdesign practices.• Knowledge of DFT including Scan, MBIST• Knowledge of low power design methodology (static/dynamic clock gating, power gating,dynamic voltage and frequency scaling)• Good experience Top-level clock/reset circuit design• Knowledge on DFT simulations and debugging.• Hands On experience in ATPG/SCAN/MBIST/JTAG implementation at chip & block level.• Knowledge on Test mode timing constraint development and analysis is a plus.• Understanding of test compression and ATE debug is a pluso Working experience in SOC or Subsystems designs for multiple projects o Strong understanding of DFT methodologies and experience in standard DFT tools.• Familiarity with SoC style DFT architectures including multi-clock domain and low powerdesign practices.• Knowledge of DFT including Scan, MBIST• Knowledge of low power design methodology (static/dynamic clock gating, power gating,dynamic voltage and frequency scaling)• Good experience Top-level clock/reset circuit design• Knowledge on DFT simulations and debugging.• Hands On experience in ATPG/SCAN/MBIST/JTAG implementation at chip & block level.• Knowledge on Test mode timing constraint development and analysis is a plus.• Understanding of test compression and ATE debug is a pluso Working experience in SOC or Subsystems designs for multiple projectso Strong understanding of DFT methodologies and experience in standard DFT tools.• Familiarity with SoC style DFT architectures including multi-clock domain and low powerdesign practices.• Knowledge of DFT including Scan, MBIST• Knowledge of low power design methodology (static/dynamic clock gating, power gating,dynamic voltage and frequency scaling)• Good experience Top-level clock/reset circuit design• Knowledge on DFT simulations and debugging.• Hands On experience in ATPG/SCAN/MBIST/JTAG implementation at chip & block level.• Knowledge on Test mode timing constraint development and analysis is a plus.• Understanding of test compression and ATE debug is a plusI'm interested{{criteriaIndex}} {{field}} {{captialize(condition)}} ( ) {{cxPropHelpText}} {{cxPropField.consent_details.description}} {{record.Posting_Title}} {{record.Posting_Title}} {{record.Posting_Title}} {{candidate.Email}} {{topMessage}} Job Details {{topMessage}} previous next {{title}} {{score}}% Job Description {{unescape(sanitizeHTML(descriptionHTML))}} {{message}} Step {{curStepInMandatorySecPrompt}}/{{totalNumOfStepsInMandatorySecPrompt}} For privacy and security purposes, please go through the following points and provide consent. Accept Decline {{getI18n("zr.careers.publicpage.meta.joblisting")}} {{getI18n("zr.careers.publicpage.meta.joblisting")}} {{cxPropAssessment.name}} {{getI18n("zr.questionnaire.question.information.heading")}} {{getI18n("zr.cw.autofill.head")}} {{cxPropBodyMessage}} {{getI18n("zr.careers.autopopulate.success")}} {{getI18n("zr.cw.apply.sign",cxPropCompanyInfo.name)}} {{if(cxPropDetails.applyWithSeekButton,cxPropDetails.applyWithSeekButton.buttonLabel,getI18n("zr.quickapply.apply.toggle","Seek"))}} {{getI18n('zr.eeo.questionnaire.portal.maintitle')}} {{botName}} {{getI18n("zr.zia.sb.consent.msg1")}}{{criteriaIndex}}{{criteriaIndex}}{{field}} {{captialize(condition)}}{{field}}{{captialize(condition)}}( )(){{cxPropHelpText}}{{cxPropHelpText}}{{cxPropField.consent_details.description}}

{{cxPropField.consent_details.description}}

{{record.Posting_Title}}{{record.Posting_Title}}{{record.Posting_Title}}

{{record.Posting_Title}}

{{record.Posting_Title}}{{record.Posting_Title}}

{{record.Posting_Title}}

{{record.Posting_Title}}

• {{record.Posting_Title}}

{{record.Posting_Title}}

{{record.Posting_Title}}{{candidate.Email}}{{candidate.Email}}{{candidate.Email}}

{{candidate.Email}}

{{topMessage}}Job DetailsJob DetailsJob DetailsJob Details{{topMessage}}previousnext{{title}} {{score}}% Job Description {{unescape(sanitizeHTML(descriptionHTML))}}{{title}} {{score}}% Job Description {{unescape(sanitizeHTML(descriptionHTML))}}{{title}} {{score}}%

{{title}}

{{title}}{{score}}%Job Description {{unescape(sanitizeHTML(descriptionHTML))}}

Job Description

{{message}}

Step {{curStepInMandatorySecPrompt}}/{{totalNumOfStepsInMandatorySecPrompt}}

For privacy and security purposes, please go through the following points and provide consent.Accept DeclineAccept DeclineAcceptDecline{{getI18n("zr.careers.publicpage.meta.joblisting")}}{{getI18n("zr.careers.publicpage.meta.joblisting")}}

• {{getI18n("zr.careers.publicpage.meta.joblisting")}}

{{getI18n("zr.careers.publicpage.meta.joblisting")}}{{getI18n("zr.careers.publicpage.meta.joblisting")}}{{getI18n("zr.careers.publicpage.meta.joblisting")}}

• {{getI18n("zr.careers.publicpage.meta.joblisting")}}

{{getI18n("zr.careers.publicpage.meta.joblisting")}}{{cxPropAssessment.name}} {{getI18n("zr.questionnaire.question.information.heading")}}{{cxPropAssessment.name}} {{getI18n("zr.questionnaire.question.information.heading")}}{{cxPropAssessment.name}}

{{getI18n("zr.questionnaire.question.information.heading")}}

{{getI18n("zr.cw.autofill.head")}} {{cxPropBodyMessage}} {{getI18n("zr.careers.autopopulate.success")}}

{{getI18n("zr.cw.autofill.head")}}

{{cxPropBodyMessage}}

{{getI18n("zr.careers.autopopulate.success")}}

{{getI18n("zr.cw.apply.sign",cxPropCompanyInfo.name)}}

{{getI18n('zr.eeo.questionnaire.portal.maintitle')}}{{botName}}{{botName}}{{getI18n("zr.zia.sb.consent.msg1")}}{{getI18n("zr.zia.sb.consent.msg1")}}{{getI18n("zr.zia.sb.consent.msg1")}}{{getI18n("zr.zia.sb.consent.msg1")}}{{getI18n("zr.zia.sb.consent.msg1")}}{{getI18n("zr.zia.sb.consent.msg1")}}{{getI18n("zr.zia.sb.consent.msg1")}}