ASIC Verification Engineer

We are looking for an ASIC Verification Engineer to drive block-level and subsystem verification efforts, ensuring comprehensive coverage closure. You will develop and maintain advanced UVM verification environments and perform constraint-driven random testing. Ideal candidates have significant ASIC/SoC verification experience and strong expertise in SystemVerilog and UVM methodology.